VLSI Design: Verilog
Hardware Description Language (Front End VLSI)
Course Description:
- Basics of Verilog
- Logic Value Systems
- Data Types
- Hardware Modeling
- Assignment Statement
- Procedural Assignment Statement
- Logical Operators
- Arithmetic Operations
- Relational, Equality, Shift Operator
- Conditional Expression
- If / Case / Loop statement
- Modeling Examples of Combinational & Sequential Circuit
- Optimization
|
- Testing & Verification
- FPGA Synthesis
- Generate statement
- Function statement
- Task Statement
- UCF Creation
- FPGA Architecture
- Introduction to FPGA Practical World
- Spartan-3A, Spartan-3E, Basys-2 Board Pin Configuration
- Hands on practical with FPGA
- Using ISP method FPGA downloading Process
- FSM Methods
- LCD and DC motor Interfacing.
|